


- Advanced Process Technology
- Ultra Low On-Resistance
- Dual N and P Channel Mosfet
- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- Fast Switching


Description

Fourth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The SO-8 has been modified through a customized leadframe for enhanced thermal characteristics and multiple-die capability making it ideal in a variety of power applications. With these improvements, multiple devices can be used in an application with dramatically reduced board space. The package is designed for vapor phase, infra red, or wave soldering techniques. Power dissipation of greater than 0.8W is possible in a typical PCB mount application.



	N-Ch	P-Ch
V_{DSS}	25V	-25V
$R_{DS(on)}$	0.10 Ω	0.25 Ω
I_D	3.5A	-2.3A



Absolute Maximum Ratings

	Parameter	Max.		Units
		N-Channel	P-Channel	
$I_D @ T_A = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	3.5	-2.3	A
$I_D @ T_A = 70^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	2.8	-1.8	
I_{DM}	Pulsed Drain Current ①	14	-10	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation	2.0		W
	Linear Derating Factor	0.016		W/°C
V_{GS}	Gate-to-Source Voltage	± 20		V
dv/dt	Peak Diode Recovery dv/dt ②	3.0	-3.0	V/nS
T_J, T_{STG}	Junction and Storage Temperature Range	-55 to + 150		°C

Thermal Resistance Ratings

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JA}$	Maximum Junction-to-Ambient ④	—	—	62.5	°C/W

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Description		Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	N-Ch	25	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
		P-Ch	-25	—	—		$V_{GS} = 0V, I_D = -250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	N-Ch	—	0.030	—	$V/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
		P-Ch	—	-0.015	—		Reference to $25^\circ\text{C}, I_D = -1\text{mA}$
$R_{DS(ON)}$	Static Drain-to-Source On-Resistance	N-Ch	—	0.083	0.10	Ω	$V_{GS} = 10V, I_D = 1.0A$ ③
			—	0.14	0.16		$V_{GS} = 4.5V, I_D = 0.50A$ ③
		P-Ch	—	0.16	0.25		$V_{GS} = -10V, I_D = -1.0A$ ③
			—	0.30	0.40		$V_{GS} = -4.5V, I_D = -0.50A$ ③
$V_{GS(th)}$	Gate Threshold Voltage	N-Ch	1.0	—	3.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
		P-Ch	-1.0	—	-3.0		$V_{DS} = V_{GS}, I_D = -250\mu A$
g_{fs}	Forward Transconductance	N-Ch	—	4.3	—	S	$V_{DS} = 15V, I_D = 3.5A$ ③
		P-Ch	—	3.1	—		$V_{DS} = -15V, I_D = -3.5A$ ③
I_{DSS}	Drain-to-Source Leakage Current	N-Ch	—	—	2.0	μA	$V_{DS} = 20V, V_{GS} = 0V$
		P-Ch	—	—	-2.0		$V_{DS} = -20V, V_{GS} = 0V$
		N-Ch	—	—	25		$V_{DS} = 20V, V_{GS} = 0V, T_J = 55^\circ\text{C}$
		P-Ch	—	—	-25		$V_{DS} = -20V, V_{GS} = 0V, T_J = 55^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	N-P	—	—	± 100	$V_{GS} = \pm 20V$	
Q_g	Total Gate Charge	N-Ch	—	9.4	27	nC	N-Channel
		P-Ch	—	10	25		$I_D = 2.3A, V_{DS} = 12.5V, V_{GS} = 10V$ ③
Q_{gs}	Gate-to-Source Charge	N-Ch	—	1.7	—	nC	P-Channel
		P-Ch	—	1.9	—		
Q_{gd}	Gate-to-Drain ("Miller") Charge	N-Ch	—	3.1	—	nC	P-Channel
		P-Ch	—	2.8	—		
$t_{d(on)}$	Turn-On Delay Time	N-Ch	—	7.0	20	ns	N-Channel
		P-Ch	—	12	40		
t_r	Rise Time	N-Ch	—	9.0	20	ns	P-Channel
		P-Ch	—	13	40		
$t_{d(off)}$	Turn-Off Delay Time	N-Ch	—	45	90	ns	P-Channel
		P-Ch	—	45	90		
t_f	Fall Time	N-Ch	—	25	50	ns	P-Channel
		P-Ch	—	37	50		
L_D	Internal Drain Inductance	N-P	—	4.0	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	N-P	—	6.0	—		
C_{iss}	Input Capacitance	N-Ch	—	330	—	pF	N-Channel
		P-Ch	—	290	—		
C_{oss}	Output Capacitance	N-Ch	—	250	—	pF	P-Channel
		P-Ch	—	210	—		
C_{riss}	Reverse Transfer Capacitance	N-Ch	—	61	—	pF	P-Channel
P-Ch	—	67	—	$V_{GS} = 0V, V_{DS} = -15V, f = 1.0\text{MHz}$			

Source-Drain Ratings and Characteristics

Parameter	Description		Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	N-Ch	—	—	2.0	A	
		P-Ch	—	—	-2.0		
I_{SM}	Pulsed Source Current (Body Diode) ①	N-Ch	—	—	14	A	
		P-Ch	—	—	-9.2		
V_{SD}	Diode Forward Voltage	N-Ch	—	—	1.2	V	$T_J = 25^\circ\text{C}, I_S = 1.3A, V_{GS} = 0V$ ③
		P-Ch	—	—	-1.2		$T_J = 25^\circ\text{C}, I_S = -1.3A, V_{GS} = 0V$ ③
t_{rr}	Reverse Recovery Time	N-Ch	—	36	54	ns	N-Channel
		P-Ch	—	69	100		
Q_{rr}	Reverse Recovery Charge	N-Ch	—	41	75	nC	P-Channel
		P-Ch	—	90	180		
t_{on}	Forward Turn-On Time	N-P	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

③ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.

② N-Channel $I_{SD} \leq 3.5A, di/dt \leq 90A/\mu s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 150^\circ\text{C}$
P-Channel $I_{SD} \leq -2.3A, di/dt \leq 90A/\mu s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 150^\circ\text{C}$

④ Surface mounted on FR-4 board, $t \leq 10\text{sec}$.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Ambient Temperature




Fig 11a. Gate Charge Test Circuit




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11b. Basic Gate Charge Waveform




Fig 12. Typical Output Characteristics




Fig 13. Typical Output Characteristics




Fig 14. Typical Transfer Characteristics




Fig 15. Normalized On-Resistance Vs. Temperature




Fig 16. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 17. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 18. Typical Source-Drain Diode Forward Voltage




Fig 19. Maximum Safe Operating Area




Fig 20. Maximum Drain Current Vs. Ambient Temperature




Fig 22a. Gate Charge Test Circuit




Fig 21a. Switching Time Test Circuit




Fig 21b. Switching Time Waveforms




Fig 22b. Basic Gate Charge Waveform






Fig 23. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity for P-Channel

** Use P-Channel Driver for P-Channel Measurements




*** $V_{GS} = 5.0V$ for Logic Level and 3V Drive Devices

Fig 24. For N and P Channel HEXFETS

Package Outline


SO-8 Outline

Dimensions are shown in millimeters (inches)



Part Marking Information

SO-8



Tape & Reel Information

SO-8

Dimensions are shown in millimeters (inches)

