August 2015

FDMC8097AC

Dual N & P-Channel PowerTrench® MOSFET

N-Channel: 150 V, 2.4 A, 155 mΩ P-Channel: -150 V, -0.9 A, 1200 mΩ

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 155 mΩ at V_{GS} = 10 V, I_D = 2.4 A
- Max $r_{DS(on)}$ = 212 mΩ at V_{GS} = 6 V, I_D = 2 A

Q2: P-Channel

- Max $r_{DS(on)}$ = 1200 mΩ at V_{GS} = -10 V, I_D = -0.9 A
- Max $r_{DS(on)}$ = 1400 mΩ at V_{GS} = -6 V, I_D = -0.8 A
- Optimised for active clamp forward converters
- RoHS Compliant

General Description

These dual N and P-Channel enhancement mode Power MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench® process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance. Shrinking the area needed for implementation of active clamp topology; enabling best in class power density.

Applications

- DC-DC Converter
- Active Clamp



Power 33



MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted.

Symbol	Parameter			Q1	Q2	Units
V_{DS}	Drain to Source Voltage			150	-150	V
V_{GS}	Gate to Source Voltage			±20	±25	V
I_D	Drain Current -Continuous	T_C = 25 °C	(Note 5)	6.3	-2.0	A
	-Continuous	T_C = 100 °C	(Note 5)	3.9	-1.2	
	-Continuous	T_A = 25 °C		2.4 [1a]	-0.9 [1b]	
	-Pulsed		(Note 4)	33	-8.8	
E_{AS}	Single Pulse Avalanche Energy		(Note 3)	24	6	mJ
P_D	Power Dissipation for Single Operation	T_A = 25 °C		1.9 [1a]	1.9 [1b]	W
	Power Dissipation for Single Operation	T_A = 25 °C		0.8 [1c]	0.8 [1d]	
	Power Dissipation for Single Operation	T_C = 25 °C		14	10	
T_J, T_{STG}	Operating and Storage Junction Temperature Range			-55 to +150		°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	65 [1a]	65 [1b]	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	155 [1c]	155 [1d]	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	8.9	12.5	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC8097AC	FDMC8097AC	Power 33	13 "	12 mm	3000 units

Electrical Characteristics T_J = 25 °C unless otherwise noted.

Off Characteristics

Symbol	Parameter	Test Conditions	Type	Min.	Typ.	Max.	Units
BV_{DSS}	Drain to Source Breakdown Voltage	I_D = 250 μA, V_{GS} = 0 V I_D = -250 μA, V_{GS} = 0 V	Q1 Q2	150 -150			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C I_D = -250 μA, referenced to 25 °C	Q1 Q2		98 122		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 120 V, V_{GS} = 0 V V_{DS} = -120 V, V_{GS} = 0 V	Q1 Q2			1 -1	μA
I_{GSS}	Gate to Source Leakage Current	V_{GS} = ±20 V, V_{DS} = 0 V V_{GS} = ±25 V, V_{DS} = 0 V	Q1 Q2			±100 ±100	nA nA

On Characteristics

Symbol	Parameter	Test Conditions	Type	Min.	Typ.	Max.	Units
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 250 μA V_{GS} = V_{DS}, I_D = -250 μA	Q1 Q2	2.0 -2.0	3.1 -3.0	4.0 -4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C I_D = -250 μA, referenced to 25 °C	Q1 Q2		-9 -6		mV/°C
$r_{DS(on)}$	Static Drain to Source On Resistance	V_{GS} = 10 V, I_D = 2.4 A V_{GS} = 6 V, I_D = 2 A V_{GS} = 10 V, I_D = 2.4 A, T_J = 125 °C	Q1		124 155 245	155 212 306	mΩ
		V_{GS} = -10 V, I_D = -0.9 A V_{GS} = -6 V, I_D = -0.8 A V_{GS} = -10 V, I_D = -0.9 A, T_J = 125 °C	Q2		930 1030 1682	1200 1400 2171	
g_{FS}	Forward Transconductance	V_{DD} = 10 V, I_D = 2.4 A V_{DD} = -10 V, I_D = -0.9 A	Q1 Q2		6.4 0.75		S

Dynamic Characteristics

Symbol	Parameter	Test Conditions	Type	Min.	Typ.	Max.	Units
C_{iss}	Input Capacitance	Q1 V_{DS} = 75 V, V_{GS} = 0 V, f = 1 MHZ Q2 V_{DS} = -75 V, V_{GS} = 0 V, f = 1 MHZ	Q1 Q2		279 162	395 230	pF
C_{oss}	Output Capacitance		Q1 Q2		26 13	40 25	pF
C_{rss}	Reverse Transfer Capacitance		Q1 Q2		1.4 0.6	5 5	pF
R_g	Gate Resistance		Q1 Q2	0.1 0.1	0.6 3.3	1.5 8.3	Ω

Switching Characteristics

Symbol	Parameter	Test Conditions	Type	Min.	Typ.	Max.	Units
$t_{d(on)}$	Turn-On Delay Time	Q1 V_{DD} = 75 V, I_D = 2.4 A, V_{GS} = 10 V, R_{GEN} = 6 Ω Q2 V_{DD} = -75 V, I_D = -0.9 A, V_{GS} = -10 V, R_{GEN} = 6 Ω	Q1 Q2		5.4 5.2	11 11	ns
t_r	Rise Time		Q1 Q2		1.3 1.6	10 10	ns
$t_{d(off)}$	Turn-Off Delay Time		Q1 Q2		9.1 7.4	18 15	ns
t_f	Fall Time		Q1 Q2		2.2 6.3	10 13	ns
$Q_{g(TOT)}$	Total Gate Charge	V_{GS} = 0 V to 10 V V_{GS} = 0 V to -10 V; Q1: V_{DD} = 75 V, I_D = 2.4 A; Q2: V_{DD} = -75 V, I_D = -0.9 A	Q1 Q2		4.4 2.8	6.2 4.0	nC
$Q_{g(TOT)}$	Total Gate Charge	V_{GS} = 0 V to 6 V V_{GS} = 0 V to -6 V	Q1 Q2		2.9 1.8	4.1 2.6	nC
Q_{gs}	Gate to Source Charge		Q1 Q2		1.3 0.8		nC
Q_{gd}	Gate to Drain “Miller” Charge		Q1 Q2		1.0 0.7		nC

Electrical Characteristics T_J = 25 °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Type	Min.	Typ.	Max.	Units
Drain-Source Diode Characteristics							
V_{SD}	Source-Drain Diode Forward Voltage	V_{GS} = 0 V, I_S = 2.4 A (Note 2) V_{GS} = 0 V, I_S = -0.9 A (Note 2)	Q1 Q2		0.8 -0.9	1.3 -1.3	V
t_{rr}	Reverse Recovery Time	Q1 I_F = 2.4 A, di/dt = 100 A/s	Q1 Q2		50 44	80 71	ns
Q_{rr}	Reverse Recovery Charge	Q2 I_F = -0.9 A, di/dt = 100 A/s	Q1 Q2		43 68	69 109	nC

Notes:

1. $R_{\theta JA}$ is determined with the device mounted on a 1in^2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 65 °C/W when mounted on a 1 in^2 pad of 2 oz copper



b. 65 °C/W when mounted on a 1 in^2 pad of 2 oz copper



c. 155 °C/W when mounted on a minimum pad of 2 oz copper



d. 155 °C/W when mounted on a minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

3. Q1: E_{AS} of 24 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 4 A, V_{DD} = 150 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 14 A.

   Q2: E_{AS} of 6 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = -2 A, V_{DD} = -150 V, V_{GS} = -10 V. 100% test at L = 0.1 mH, I_{AS} = -8 A.

4. Q1: Pulsed Id please refer to Fig 11 SOA graph for more details.

   Q2: Pulsed Id please refer to Fig 24 SOA graph for more details.

5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.



Figure 1. On Region Characteristics



Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage



Figure 3. Normalized On Resistance vs. Junction Temperature



Figure 4. On-Resistance vs. Gate to Source Voltage



Figure 5. Transfer Characteristics



Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.



Figure 7. Gate Charge Characteristics



Figure 8. Capacitance vs. Drain to Source Voltage



Figure 9. Unclamped Inductive Switching Capability



Figure 10. Maximum Continuous Drain Current vs. Case Temperature



Figure 11. Forward Bias Safe Operating Area



Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.



Figure 13. Junction-to-Case Transient Thermal Response Curve

Typical Characteristics (Q2 P-Channel) T_J = 25 °C unless otherwise noted



Figure 14. On- Region Characteristics



Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage



Figure 16. Normalized On-Resistance vs. Junction Temperature



Figure 17. On-Resistance vs. Gate to Source Voltage



Figure 18. Transfer Characteristics



Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q2 P-Channel) T_J = 25°C unless otherwise noted



Figure 20. Gate Charge Characteristics



Figure 21. Capacitance vs. Drain to Source Voltage



Figure 22. Unclamped Inductive Switching Capability



Figure 23. Maximum Continuous Drain Current vs. Case Temperature



Figure 24. Forward Bias Safe Operating Area



Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 P-Channel) T_J = 25 °C unless otherwise noted



Figure 26. Junction-to-Case Transient Thermal Response Curve



TOP VIEW



RECOMMENDED LAND PATTERN



SIDE VIEW



BOTTOM VIEW

NOTES:

A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

D. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY

E. DRAWING FILE NAME: MKT-MLP08Xrev2.

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AttitudeEngine™
Awinda®
AX-CAP®*
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK®
EfficientMax™
ESBC™
®
Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FastvCore™
FETBench™
FPS™
F-PFS™
FRFET®
Global Power Resource℠
GreenBridge™
Green FPS™
Green FPS™ e-Series™
G*max*™
GTO™
IntelliMAX™
ISOPLANAR™
Making Small Speakers Sound Louder and Better™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MicroPak2™
MillerDrive™
MotionMax™
MotionGrid®
MTi®
MTx®
MVN®
mWSaver®
OptoHiT™
OPTOLOGIC®
OPTOPLANAR®
®
Power Supply WebDesigner™
PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®
QS™
Quiet Series™
RapidConfigure™
™
Saving our world, 1mW/W/kW at a time™
SignalWise™
SmartMax™
SMART START™
Solutions for Your Success™
SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™
SYSTEM GENERAL®*
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®*
µSerDes™
µSerDes™
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
Xsens™
仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT HTTP://WWW.FAIRCHILDSEMI.COM. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I77